Ampsand

[~/=]

Amps <- & -> Embedded

  1. RISC-V soft core 5: When it goes wrong on purpose

    Making an illegal instruction trap instead of becoming a nop: CSRs, mepc and mcause, MRET, and where the Zicsr extension fits in a RISC-V core.